PhD student on Ultra-low Power Deep Learning accelerators in mobile platforms

PhD student on Ultra-low Power Deep Learning accelerators in mobile platforms

Published Deadline Location
18 Apr 30 Sep Eindhoven

You cannot apply for this job anymore (deadline was 30 Sep 2019).

Browse the current job offers or choose an item in the top navigation above.

Job description

The Electronic Systems (ES) group within the Department of Electrical Engineering of Eindhoven University of Technology (TU/e) seeks to hire an outstanding PhD candidate within the field of Embedded Computer Architecture.

Project description

There is still an enormous difference in energy-efficiency between modern deep learning (DL) ASICs and the human brain. Modern DL HW platforms cannot get close even when flexibility is sacrificed in their hardware architecture in favor of energy-efficiency. Furthermore, the high compute, storage, and memory bandwidth requirements of modern DL applications put a lot of stress on the energy budget and result in a significant hardware cost. Within the efficient Deep Learning Platforms (eDLP) project we aim to adopt principles that make the human brain so energy-efficient (i.e., low frequency, massively parallel, analog,

asynchronous, approximate/low precision computing, redundancy/fault tolerance) in the design of HW/SW platforms for DL applications. Our goal is to achieve a huge improvement in power-efficiency of DL solutions, such that they become a viable option for power and cost restricted embedded systems.

Within the larger eDLP project, this PhD position will contribute to the implementation of ultra-low-power microcontroller platforms with embedded hardware accelerators for deep learning. The relative slow innovation progress on battery technologies demands radical innovations for energy-efficient and autonomous operation. On the semiconductor side of the solution, these include a charge recycling strategy that can be used for example in combination with a trickle charger of a solid-state battery. Additional large gains will be obtained by applying approximate computing. Topics of research will include: context aware approximate computing solutions for neural network algorithms that enable a trade-off between energy consumption and quality-of-experience, and event-driven HW accelerators that minimize the overall energy consumption.

Departments and collaborators

The Electronic Systems group consists of seven full professors, ten assistant professors, several postdocs, about 40 PDEng and PhD candidates and support staff. The ES group is world-renowned for its design automation and embedded systems research. It is our ambition to provide a scientific basis for design trajectories of electronic systems, ranging from digital circuits to cyber-physical systems. The trajectories are constructive and lead to high quality, cost-effective systems with predictable properties (functionality, timing, reliability, power dissipation, and cost). Design trajectories for applications that have strict real-time requirements and stringent power constraints are an explicit focus point of the group. Within this area, prof.dr. H. Corporaal and dr.ir. S. Stuijk have developed various novel power efficient computer architectures and their associated compilation trajectories.

The eDLP project team is designed to combine extensive knowledge in the key fields. The project team includes industrial partners from Holst, NXP, Intel, and NVIDIA. As part of this project, the PhD candidate will work closely with these industrial partners to ensure that the developed architecture is suitable for the systems developed by these partners.

Specifications

Eindhoven University of Technology (TU/e)

Requirements

Requirements

 

We are looking for candidates that match the following profile:
  • A master's degree in Electrical Engineering or related disciplines with excellent grades.
  • Excellent knowledge of computer architectures and hardware design.
  • Solid programming skills (e.g., in C or C++).
  • Experience with hardware design (e.g., in Verilog or HLS).
  • Experience with ASIC design, e.g. logic synthesis, and place and route.
  • Transistor-level knowledge for circuit-level design, e.g. standard cells, energy monitors, and power conversion.
  • A team player that enjoys to work in multicultural teams.
  • Good communication and organization skills.
  • Excellent English language skills (writing and presenting).

Conditions of employment

We offer a fixed-term, 4 year position in a research group with an excellent reputation. Salary and benefits are in accordance with the Collective Labour Agreement for Dutch Universities, including:
  • A gross monthly salary between EUR 2325,- (first year) and EUR 2972- (last year).
  • Additionally, 8% holiday and 8.3% end-of-year annual supplements.
  • A minimum of 41 holidays per year (excluding bank holidays, for a full-time employment of 40 hrs/week)
  • Additional benefits, including excellent technical infrastructure, child care, holiday savings schemes, and sports facilities.
  • Assistance for finding accommodation is offered.
  • Personal development program aimed to develop your social and communication skills (see http://www.tue.nl/PROOF3TU ).

Specifications

  • PhD
  • Engineering
  • max. 38 hours per week
  • University graduate
  • V36.3849

Employer

Eindhoven University of Technology (TU/e)

Learn more about this employer

Location

De Rondom 70, 5612 AP, Eindhoven

View on Google Maps

Interesting for you